Browse by author
Lookup NU author(s): Crescenco D'Alessandro, Nikolaos Minas, Keith Heron, Professor David Kinniment, Professor Alex Yakovlev
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
A radical approach to high-speed on-chip communication between computational modules is proposed. Data communication is performed over multiple serial buses, where the time difference between events is used to encode and decode data on a number of wires. We present results obtained through a proof-of-concept implementation on FPGA and simulations on a 0.18μm technology. © 2007 IEEE.
Author(s): D'Alessandro C, Minas N, Heron K, Kinniment D, Yakovlev A
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: First International Symposium on Networks-on-chips
Year of Conference: 2007
Pages: 65-74
Publisher: IEEE
URL: http://dx.doi.org/10.1109/NOCS.2007.29
DOI: 10.1109/NOCS.2007.29
Library holdings: Search Newcastle University Library for this item
ISBN: 9780769527734
