ePrints

Device and circuit performance of SiGe/Si MOSFETs

Lookup NU author(s): Stephen Badcock, Professor Anthony O'Neill, Dr Graeme Chester

Downloads

Full text for this publication is not currently held within this repository. Alternative links are provided below where available.

Abstract

It is shown that a 4-fold improvement in static and dynamic CMOS circuit performance can be achieved by the introduction of strained silicon MOSFETs. A 2-fold improvement is obtained using pseudomorphic SiGe pMOSFETs in static CMOS. The industry standard compact model BSIM3v3 is able to capture the features of buried channel and surface channel SiGe based MOSFETs for SPICE simulations. TCAD shows that surface channel strained silicon MOSFETs offer better n-channel performance than buried channel devices, while p-channel devices buried up to 4 nm may outperform surface channel pMOSFETs. The impact of achievable mobility on device design and performance is presented. © 2002 Elsevier Science Ltd. All rights reserved.

Publication metadata

Author(s): Badcock SG, O'Neill AG, Chester EG

Publication type: Article

Publication status: Published

Journal: Solid-State Electronics

Year: 2002

Volume: 46

Issue: 11

Pages: 1925-1932

Print publication date: 01/11/2002

ISSN (print): 0038-1101

ISSN (electronic): 1879-2405

Publisher: Pergamon

URL: http://dx.doi.org/10.1016/S0038-1101(02)00131-4

DOI: 10.1016/S0038-1101(02)00131-4

Altmetrics

Share