Browse by author
Lookup NU author(s): Amit Tiwari, Dr Alton Horsfall, Professor Nick Wright
Full text for this publication is not currently held within this repository. Alternative links are provided below where available.
Current limiting devices (CLD), which employ back-to-back connected high voltage normally-ON SIC-based vertical junction tiled effect transistors (VJFETs), are realized to protect the sensitive aircraft electronics from the adverse effects of a lightning strike to the airframe. The functionality of the packaged CLDs with high and low current levels is demonstrated in low voltage static and transient tests. Electro-thermal simulations are performed to optimize the thermal performance of CLDs for high-energy test environments.
Author(s): Tiwari AK, Horsfall AB, Wright NG, Clark DT, Young RA, Wallace P, Mills L, Turvey S
Publication type: Conference Proceedings (inc. Abstract)
Publication status: Published
Conference Name: 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC)
Year of Conference: 2015
Pages: 774-777
Print publication date: 01/01/2015
Online publication date: 01/10/2015
Acceptance date: 01/01/1900
Publisher: IEEE
URL: http://dx.doi.org/10.1109/EDSSC.2015.7285232
DOI: 10.1109/EDSSC.2015.7285232
Library holdings: Search Newcastle University Library for this item
ISBN: 9781479983629
