ePrints

Estimations of Power Consumption in Asynchronous Logic as Derived from Graph Based Circuit Representations

Lookup NU author(s): Professor Alex Yakovlev, Dr Albert Koelmans

Downloads

• Published version [.pdf]

Abstract

We present a technique for the estimation of power consumption in asynchronous circuits through the modelling of transition switching activity. Unlike most existing techniques for analytic (non-simulation) power estimation that use reachability state traversal and Markov chain analysis, our method is based on an invariant analysis of Petri Net models using matrix representations. This approach is in general more efficient than Markov chain analysis, due to the avoidance of state explosion, but may lose accuracy for some classes of nets. The asynchronous circuits under analysis are speed-independent designs that are synthesized from Signal Transition Graph descriptions using the tool Petrify.

Publication metadata

Author(s): Lloyd L, Yakovlev A, Pastor E, Koelmans AM

Publication type: Report

Publication status: Published

Series Title: Department of Computing Science Technical Report Series

Year: 1998

Pages: 17

Print publication date: 01/05/1998

Source Publication Date: May 1998

Report Number: 643

Institution: Department of Computing Science, University of Newcastle upon Tyne

Place Published: Newcastle upon Tyne

URL: http://www.cs.ncl.ac.uk/publications/trs/papers/643.pdf

Share